Implementation And Analysis Of Partial Reconfiguration Based Xilinx Ise Design Of Processor Peripherals

Ipseeta nanda¹, Nibedita Adhikari²

¹(Niit University, Neemrana, Rajathan)

²(Bput, Rourkela, Odisha)

ABSTRACT: In this paper authors designed an OPB to DCRBridge which can be dynamically reconfigurable using ICAP(Internal Configuration Access Port). The processor system is created using Xilinx platform studio and PlanAhead software which is used to design the floorplan. The design deals with construction of OPB2DCR Bridgefor which Virtex-4 ML401 Evaluation Board is used to verify the design in hardware using Compact Flash Memory card to initially configure the Field Programmable Gate Array (FPGA) and then partial reconfiguration using ICAP under software control. Here authors use specific regions of the FPGA to reconfigure with new functionality at run time while rest areas in the FPGA remain static during that specific period of time. Here the user interacts with Partial Reconfigurable Regions (PRRs) and reconfigurable modules (RMs) using HyperTerminal under application control.

Keywords:*Field Programmable Gate Array*,*Partial Reconfigurable Region*,*Reconfigurable Module*, *Internal Configuration Access Port*

I. Introduction

In these days researchers choose between a number of FPGA devices for example Spartan-3,Viterx-4,Vietex-5 for Xilinx.These devices consists of millions of gates and operating frequencies approaching to 500MHz.Virtex-4 is a programmable device.These can be fabricated using 90nm technology which accelerates the operation and also decreases power consumption. The ML401 (XC4VLX25-FF68-10) is intended to Virtex-4 technology. The Virtex-4 FPGAs include improved advanced inputs/outputs, clock technology, DSP blocks, embedded MAC, embedded processor, Smart RAM blocks and more. Modular design flow is used in partial reconfiguration implementation work. The requirement which are added follows the range constraints for reconfigurable modules which is applied.The bus macros are required for set up communication between reconfigurable modules. The reconfigurable module and static module have to be combined and then assembled.The full and partial bit stream created for the device.The Xilinx PlanAheadsoftware is used to integrate the floor plan, Macro placement, module implementation and assembly into a single graphical user interface. In this paper the design shows the hierarchical of the top level design which consists of two PRRsi.e left and right PRRs[3][4][5].

II. Flow Of System Architeure In Processor Design

The intellectual property is utilized in the interfacing the modules to abstract On-Chip Peripheral Bus i.e OPB. In this implementation processor system consists of OPB to DCR i.e Device Control Register. OPB includes arbiter with dynamic or fixed priorities and bus parking and DCR supports a master and multi slaves, daisy chain connection for the DCR data bus[1][2][14][15]. The bridge provides a memory mapped interface. The MicroBlazei.e MB is a softcore microprocessor as shown in figure 1.the MicroBlaze is a virtual microprocessor which is designed by combining block of code called cores inside a FPGA. The EDK connects the processor system. Digital Clock Manager i.e DCM is also used in Xilinx ISE to design the top module.



Figure1: Top Module of Processor Design

III. Experiment And Result

In the experiment when a hardware system was chosen in the Xilinx EDK[13][14][15] and after that hardware was synthesized. The netlist was loaded into the PlanAhead where the partial reconfigurable module was defined and placed in the specified pblock. For communication between the reconfigurable module and static logic,BusMacro has been placed. Then after successful passage of the Design Rule Check[5][6][7], the floor plan has to be exported to a folder and PlanAhead partial reconfigurable flow is executed.



Figure 2: OPB to DCR Bridge using Xilinx Platform Studio

The law over result indicate second second	the state of the state of the							-				ALC: N
LOHA DEDED	00 100 000 00 101 101	14 (1) 10 (1) (1) 14 (1) (1)	C INN BE	100.00.00	TEL K	1.1.1	0.11	m m	Ø.,			
Prand Applications IP Catalog	C Durintelier C Part	(1) Addresses [322 Garante Address										
	autoria	Nave -	Abball	Bain Addmit	Hag-Address	204	Loss	Table	OCade:	Bar Currentur	in here	17.14
Description -	Ind. Juli					U =					108,128	1.10.4
is Acadeg	Etherat, MAC	HOOPE STIPE		1640-0000	040x081	440.00					apit, athenest	1.04.4
4. Alf webc	oph. dit. miled. I	SD CR	D10H			M ==				01.01.0	- aph, dri, tarka	
# Per	deb_tel	SCM8		JuNININI	0-8080881	141-0				1810	tel bar Lor	6180.a
* 1011 styr	4%,3/A	12,148		DOMENTN'	0-808081	648.30				818.	· M. Inst. J. m	6210a
 Electrony and a second s	WLAILWARD .	5048				0 -				wit, sale	· why doc partici	
 Communication regrospense Communication Loss Texted 	opti, homay, d	9084				U =	13			who, upto	epit, huisto	1.80.6
a Data	deleta, sodule	DOF8		JANI-ABADA	04T4081	6.40 -	0			indi, rado	and solar	246a
a Dean	Number Comparifiers	1079		awananana -	DuttROWT	644 10				wis, calo	and process	1.80.6
# 17GA Reconfiguration	PETER Net	5076		AMMANNY	0406081	10.0				10,740	and widow	1804
(6) General Pageon (D)	natik/den_initige_0	9078				0.0				web_utato	a sphilder inidae	1.80.6
ie Weinge Dwink	15004.2508.422	SOFE MOVEMENT MOVEMENT	16348	automatic .	Delifew .	184 14	13	12	13		1000.000.000	1.81.4
at Markey Elicit	1.000432.000											
a Mensy Levision												
a Posteral Comple												
# Postor												
a Pearstand monit												
 Revet Caralist 												
s Teer												
al Only												
	4											- K
	(Ph. Surper Amerik/Vand	Place Concern										
1 H	La strate result of the	Contraction of the local distance of the loc										
Assigned Driver generic 1.00.e for	r contains upb_inte_a	ickes_0										
oph_dirt_socket_0 has been added to	s the perject	1211										
assigned brives hadrep 1,00,0 for	INACATES ON PATCHE	_n										
opp himsp o has been ander to the	F. 2503863											
And way o has been added to the p	r restance uniditer is	cather II										
uphishis brings i have been adout to	a the propert	coope_o										
A statute of sub-on- but actor interes of	a and the state of the											
1												100
Dend Weens Dor												100
												10
1100												100

Figure 3: Bus Bridge using Xilinx Platform Studio

IV. Conclusion

An On-chip Peripheral bus to device control Register Bridge is designed using Xilinx Platform Studio which acts a main in designing the peripheral processor by Xilinx Platform Studio.Bus Macros are also used to set up a communication between the modules which is shown in figure 3 and also connectivity is shown in figure 4.EDK allows for the development and will be required for development related to self-reconfiguration.EDK is used to synthesize all peripherals required for the operation.

References

- [1]. Ipseeta Nanda,NibeditaAdhikari"Study and Design of Reconfigurable Processor Peripherals using Xilinx Tools" Journal of Electronic Design Technology" will be published in the Volume 9 Issue 1, 2018, Pg.17-23, ISSN No. 2321-4228 2229-6980
- [2]. Ipseeta Nanda, NibeditaAdhikari "An Approach to Excution of Partial Reconfiguration in FPGA using Xilinx PlanAhead" 2017 International Journal of Pure and Applied Mathematics, Volume 117 No. 19 2017, 217-223.
- [3]. Ipseeta Nanda, S M Ali "Implementation and Execution of Math Partial Reconfiguration Region and LED Dealing with Xilinx PlanAhead," International Journal of Advancements in Electronic and Electrical Engineering-IJAEEE Volume-4:Issue-2 [ISSN:2319-7498], Publication Date: 30 October, 2015.
- [4]. Cindy Koo, "Benefits of Partial Reconfiguration," Xcell journal fourth quarter 2005.
- [5]. Ipseeta Nanda, ShashankPujari,C S Panda"Implementation of Math PRR and LED processing using Xilinx PlanAhead"published in Computing Communication Control and automation-ICCUBEA,2015 in International Conference on 26th -27th February 2015,ISBN-978-1-4799-6892-3,Page(s):955-958.
- [6]. M.Hübner, J. Becker, "Exploiting Dynamic and Partial Reconfiguration for FPGAs Tool flow, Architecture, and System Integration," Proc. 19th SBCCI Symp. on Integrated Circuits and Systems Design, OuroPreot, Brazil, 2006.
- [7]. SheetalU.Bhandari,ShilaSubbaraman,ShashankPujari,Rashmi Mahajan, "Internal dynamic partialreconfiguration for real time signal processing on FPGA,"2010 Indian Journal of Science and Technology. Volume 3 no.4 April 2010, Page(s):365-368.
- [8]. S. Lopez-Buedo, J. Garrido, E. Boemo, "Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems," IEEE Transactions on Components and Packaging Technologies, Volume 25, Issue 4, Dec. 2002, pp. 561 – 566.
- [9]. Xilinx, Difference-based partial Reconfiguration, XAPP290 (v2.0) December 3, 2007.
- [10]. Xilinx, Two Flows for Partial Reconfiguration: Module Based or Difference Based, XAPP290 (v1.2) September 9, 2004.
- [11]. Partial Reconfiguration Design with Planahead 9.2 by Brian Jackson Ver1.1, August 2007.
- [12]. Xilinx, Media Presentation "Using the PlanAhead9.2 for Partial reconfiguration flow," by BrainJackson.
- [13]. Xilinx, Getting started with EDK, manual, January 2007.
- [14]. Xilinx, XPS HWICAP (v1.00.a), DS586 November 05, 2007.
- [15]. Xilinx, OPB HWICAP, DS 280 (v1.3) March 15, 2004.